blob: 3f5855a90529e9a1b2a6a94ce554cd1060add6ee (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
|
/*
<:copyright-BRCM:2019:DUAL/GPL:standard
Copyright (c) 2019 Broadcom
All Rights Reserved
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License, version 2, as published by
the Free Software Foundation (the "GPL").
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
Boston, MA 02111-1307, USA.
:>
*/
#ifndef PMC_ADDR_63178_H__
#define PMC_ADDR_63178_H__
#define PMB_BUS_ID_SHIFT 12
#define PMB_BUS_PERIPH 0
#define PMB_ADDR_PERIPH (0 | PMB_BUS_PERIPH << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_PERIPH 4
#define PMB_BUS_CHIP_CLKRST 0
#define PMB_ADDR_CHIP_CLKRST (1 | PMB_BUS_CHIP_CLKRST << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_CHIP_CLKRST 0
#define BPCM_CLKRST_AFE_PWRDWN 0x20000000
#define PMB_BUS_AFEPLL 0
#define PMB_ADDR_AFEPLL (2 | PMB_BUS_AFEPLL << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_AFEPLL 0
#define AFEPLL_PMB_BUS_VDSL3_CORE PMB_BUS_AFEPLL
#define AFEPLL_PMB_ADDR_VDSL3_CORE PMB_ADDR_AFEPLL
#define AFEPLL_PMB_ZONES_VDSL3_CORE PMB_ZONES_AFEPLL
#define PMB_BUS_PVTMON 0
#define PMB_ADDR_PVTMON (3 | PMB_BUS_PVTMON << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_PVTMON 0
#define PMB_BUS_SWITCH 0
#define PMB_ADDR_SWITCH (4 | PMB_BUS_SWITCH << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_SWITCH 4
#define PMB_BUS_USB30_2X 0
#define PMB_ADDR_USB30_2X (5 | PMB_BUS_USB30_2X << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_USB30_2X 4
#define PMB_BUS_PCIE0 1
#define PMB_ADDR_PCIE0 (6 | PMB_BUS_PCIE0 << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_PCIE0 1
#define PMB_BUS_VDSL3_CORE 1
#define PMB_ADDR_VDSL3_CORE (7 | PMB_BUS_VDSL3_CORE << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_VDSL3_CORE 2
#define PMB_BUS_VDSL3_MIPS PMB_BUS_VDSL3_CORE
#define PMB_ADDR_VDSL3_MIPS PMB_ADDR_VDSL3_CORE
#define PMB_ZONES_VDSL3_MIPS PMB_ZONES_VDSL3_CORE
//--------- DGASP related bits/Offsets ------------------------
#define BPCM_PHY_CNTL_OVERRIDE 0x08000000
#define PMB_ADDR_VDSL_DGASP_PMD PMB_ADDR_VDSL3_CORE
#define BPCM_VDSL_PHY_CTL_REG vdsl_phy_ctl // Alias for register containing DGASP override inside the VDSL PMD
#define BPCM_VDSL_AFE_CTL_REG vdsl_afe_ctl // Alias for register containing DGASP configuration inside the VDSL PMD
#define PMB_BUS_MEMC 1
#define PMB_ADDR_MEMC (8 | PMB_BUS_MEMC << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_MEMC 1
#define PMB_BUS_WLAN0_PHY1 0
#define PMB_ADDR_WLAN0_PHY1 (9 | PMB_BUS_WLAN0_PHY1 << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_WLAN0_PHY1 1
#define PMB_BUS_WLAN0_PHY2 0
#define PMB_ADDR_WLAN0_PHY2 (10 | PMB_BUS_WLAN0_PHY2 << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_WLAN0_PHY2 1
#define PMB_BUS_WLAN0 0
#define PMB_ADDR_WLAN0 (11 | PMB_BUS_WLAN0 << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_WLAN0 1
#define PMB_BUS_ORION_CPU0 1
#define PMB_ADDR_ORION_CPU0 (32 | PMB_BUS_ORION_CPU0 << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_ORION_CPU0 1
#define PMB_BUS_ORION_CPU1 1
#define PMB_ADDR_ORION_CPU1 (33 | PMB_BUS_ORION_CPU1 << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_ORION_CPU1 1
#define PMB_BUS_ORION_CPU2 1
#define PMB_ADDR_ORION_CPU2 (34 | PMB_BUS_ORION_CPU2 << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_ORION_CPU2 1
#define PMB_BUS_ORION_NONCPU 1
#define PMB_ADDR_ORION_NONCPU (36 | PMB_BUS_ORION_NONCPU << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_ORION_NONCPU 1
#define PMB_BUS_BIU_PLL 1
#define PMB_ADDR_BIU_PLL (38 | PMB_BUS_BIU_PLL << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_BIU_PLL 0
#define PMB_BUS_BIU_BPCM 1
#define PMB_ADDR_BIU_BPCM (39 | PMB_BUS_BIU_BPCM << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_BIU_BPCM 1
#define PMB_BUS_PCM PMB_BUS_PERIPH
#define PMB_ADDR_PCM (0 | PMB_BUS_PCM << PMB_BUS_ID_SHIFT)
#define PMB_ZONES_PCM 4
enum {
PCM_Zone_Main,
PCM_Zone_PCM = 3
};
//--------- SOFT Reset bits for PCM ------------------------
#define BPCM_PCM_SRESET_PCM_N 0x00000040
#define RCAL_0P25UM_HORZ 0
#define RCAL_0P25UM_VERT 1
#define RCAL_0P5UM_HORZ 2
#define RCAL_0P5UM_VERT 3
#define RCAL_1UM_HORZ 4
#define RCAL_1UM_VERT 5
#define PMMISC_RMON_EXT_REG ((RCAL_1UM_VERT + 1)/2)
#define PMMISC_RMON_VALID_MASK (0x1<<16)
#endif
|
